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geometry due to the diffi culty of compact and conformal topgated dielectric deposition directly onto the 2D channel for the realization of high-performance top-gated FETs. [ 25 ] In order to integration in TFT circuit for practical application, top-gated MoS 2 FETs with high-k dielectric is necessary. First, back-or dual-gated FET is not compatible with integrated circuit technology as it cannot individually tune each device like a top-gate. Second, to decrease the operation voltage and permit further device scaling, it is expected that the gate dielectric layers in future devices will be much thinner and have higher values of dielectric constant k . Moreover, top-gated confi gurations are essential to suppress coulomb scattering in MoS 2 channels for the low-power device operation with the enhanced gate coupling, carrier mobility and saturated current. [ 1, 26, 27 ] Although uniform fi lms of high-k dielectric in the thickness of sub-10 nm have been well-established in atomic layer deposition (ALD) and fully reported in the literature, [28] [29] [30] conformal deposition of dielectrics on MoS 2 remains challenging since there is not suffi cient dangling bond or nucleation site on the 2D channel for the initiation of uniform dielectric deposition. It is observed that the island type growth of dielectrics (e.g., HfO 2 ) results in these non-uniform fi lms on MoS 2 in which the lack of observable covalent bonding at the dielectric/channel interface would induce a substantial leakage owing to the high activation energy for the dissociative reaction between HfO 2 and MoS 2 . [ 25 ] There are few reports regarding aggressive scaling of dielectric thicknesses for MoS 2 FETs, probably due to the diffi culty in achieving pinhole-free, thin dielectrics over a large area. In this regard, interface or dielectric engineering is an important step towards the practical implementation of MoS 2 devices with the optimized performance.
In general, there are limited studies performed to improve the coverage of high-quality ALD dielectrics on MoS 2 channels. For example, surface functionalization of MoS 2 channels with oxygen plasma or ultraviolet ozone is recently demonstrated to promote the reactivity of MoS 2 with ALD precursors, but the energetic oxygen species may inevitably damage the 2D channels inducing defects to deteriorate their corresponding electrical properties. [31] [32] [33] In this work, we explore the case of interface engineering further by utilizing an ultrathin metal oxide (MgO, Al 2 O 3 and Y 2 O 3 ) buffer layer inserted between the ALDHfO 2 and MoS 2 channel in order to achieve conformal HfO 2 / MoS 2 interfaces with the minimal interface defect density down to (2.3 ± 0.8) × 10 12 cm −2 eV −1 . Exploiting these enhanced gate stack dielectrics, we attain the highest saturation current (526 µA/µm) of any MoS 2 transistor reported to date, which is comparable to the same scaled state-of-the-art Si MOSFETs.
In recent years, due to the intriguing electrical and optical characteristics, two dimensional (2D) layered transition metal dichalcogenides such as molybdenum disulfi de (MoS 2 ) have attracted tremendous research attention. [1] [2] [3] [4] [5] [6] [7] Similar to their well-known cousin, graphene, MoS 2 exhibits many excellent properties including the superior mechanical fl exibility, impressive thermal stability, absence of dangling bonds and compatibility to silicon CMOS processes. [ 1, [8] [9] [10] More importantly, in a distinct contrast to the bandgap issue of graphene, [ 11 ] MoS 2 is semiconducting with a satisfi ed thickness-dependent bandgap of 1.2 to 1.8 eV, [ 7, 12 ] which can enable lots of fascinating device applications in fi eld-effect transistors (FETs) with the extraordinary on/off current ratio (>10 8 ), [ 1, 13, 14 ] nonvolatile memory devices, [15] [16] [17] ultrasensitive photodetectors, [18] [19] [20] integrated circuits and logic operation, [ 21, 22 ] etc. All these have elucidated the promising nature of MoS 2 being the ideal alternative channel material for thin-fi lm transistors (TFTs) for the continued device scaling beyond Moore's Law. [ 4, 8, 23, 24 ] However, until now, majority of the efforts have been focused on the integration of MoS 2 devices in the back-or dual-gated At the same time, these devices also exhibit the impressive room-temperature mobility (63.7 cm 2 /V·s), on/off current ratio (> 10 8 ) and near-ideal sub-threshold slope ( SS = 65 mV/ decade). Notably, the versatility of this interface engineering technique is further illustrated with the construction of highperformance MoS 2 integrated circuits such as inverters with a large voltage gain of 16, making them attractive for the incorporation into digital components. Demonstration of all these suggests that the performance of few-layer MoS 2 FETs can reach near intrinsic limits at room temperature along with the proper interface engineering and propose future directions to improve electrical characteristics in layered semiconductors.
Few-layer MoS 2 are exfoliated from commercially available crystals of molybdenite utilizing the scotch-tape technique [ 34, 35 ] and transferred onto p + -Si wafers covered with a 300 nm thick SiO 2 . Here, 3-5 layers MoS 2 are employed to obtain high current and mobility, meanwhile, avoiding degradation in on/off ratio or sub-threshold slope ( SS ). [ 36 ] Prior to the HfO 2 growth by ALD, an ultrathin metal buffer layer with the nominal thickness of 1 nm is deposited on the MoS 2 surface by thermal evaporation. Then the devices are placed in a drying oven for several hours to be naturally oxidized, which is confi rmed by the spectra analysis of X-ray photoelectron spectroscopy ( Figure S1 ). After the buffer layer process, the samples are taken out and transferred into the ALD chamber for the deposition of HfO 2 . The structural schematic is shown in Figure 1 a. Figure 1 b-e give Atomic Force Microscopy (AFM) images of the MoS 2 surface after 20 ALD cycles using precursors of tetrakis(dimethylamino)hafnium and water at 95 °C. It is noted that a relatively low deposition temperature of 95 °C is employed here to minimize the coalescence of buffer layer which would degrade the subsequent device performance. As predicted, the HfO 2 layer directly deposited on the bare MoS 2 exhibits the formation of pinhole-like defects and the resulted fi lm is not continuous and compact (Figure 1 b) . This phenomenon has been understood in the way as there are no outof-plane covalent functional groups for the initiation of the ALD reaction. The HfO 2 /MgO/MoS 2 stack also presents large amount of pinholes, which can be attributed to numerous gaps existing among large MgO particles such that conformal HfO 2 deposition is hardly achieved (Figure 1 
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the complete gate to source or drain overlapping in order to minimize the parasitic resistance. [ 37 ] The cross-sectional highresolution transmission electron microscopic (HRTEM) image of HfO 2 /Y 2 O 3 /MoS 2 stack is presented in Figure 2 In order to extract the dielectric constant for HfO 2 deposited at such low temperature (95 °C) and investigate the corresponding device performance, capacitors are fabricated by depositing 28 nm thick HfO 2 on p + -Si substrates with and without metal oxide buffer layers, respectively, with the illustration as shown in Figure 2 Figure S4 . All fabricated devices exhibit clearly n-type conduction and transistor behavior, being consistent with the previous reports. Importantly, the transfer characteristics demonstrate the ability to modulate the resistance of the MoS 2 channel by changing the top-gated voltage, yielding an on/off current ratio exceeding 10 8 . In detail, µ FE is estimated using the equation:
in the linear operation regime. Here g m = dI ds /dV gs is the transconductance and L ch = 3 µm is the device channel length. C i is the unit-area capacitance of the top gate which is given in Figure 2 d. Using the approximate capacitance values and measured device parameters, a high mobility value (63.7 cm 2 /V·s) based on the Y 2 O 3 buffer layer is obtained. Although the backgate measurement of our devices gives much higher mobility values of 500 to 1000 cm 2 /V·s, these values may be greatly overestimated due to the capacitive coupling between the top-and back-gates. [ 39, 40 ] At the same time, Figure 3 
and HfO 2 dielectric layer. In this case, interface trap density ( D it ) is employed to evaluate the interface quality using the equation: [ 1, 41, 42 ] ln 10 1
Here, q is the electron charge and T (300 K) is the measurement temperature. Calculating the density of interface traps, one obtains the lowest value of (2.3 ± 0.8) × 10 12 cm −2 eV −1 for the MoS 2 /Y 2 O 3 /HfO 2 stack (Figure 4 d) . This value is similar to the one reported for the optimized Al/HfO 2 /SiO 2 /Si capacitors, [ 43, 44 ] which indicates an excellent interface quality between MoS 2 and HfO 2 employing our interface engineering of the Y 2 O 3 buffer layer. This is probably due to the good wetting between Y and MoS 2 , [ 45 ] which lead to a uniform, compact and pinhole-free MoS 2 /Y 2 O 3 /HfO 2 stack. In addition, as metal thin fi lm is known to possess a lower melting point than the bulk material, which is expected to form island easily on MoS 2 surface, in this case, as compared to Mg and Al, Y has the advantage in much higher melting point such that leading to a fully conformal fi lm in this study.
However, the thick dielectric leads to a poor gate control over the driving current, resulting in poor SS value (over 100 mV/dec), high operating voltage and high threshold voltage. Here, utilizing the above interface engineering of MoS 2 /Y 2 O 3 /HfO 2 stack, HfO 2 dielectric thickness is further reduced down to 9 nm which has an enhanced gate capacitance of 780 nF/cm 2 . As compared with the 28 nm thick HfO 2 layer, a higher breakdown fi eld of 7 MV/cm is achieved here and this can be simply explained with the series capacitor model. Meanwhile, there is not any obvious change in the leakage current, indicating the high quality of HfO 2 dielectric layer ( Figure S7 ). Our integrated circuit, a fully integrated inverter, is composed of two n-type transistors realized on the same few-layer MoS 2 , as depicted in Figure 5 a-b. The channel length is 3 µm and 400 nm, respectively. In order to obtain higher output current and transconductance, complete overlapping gate to source or drain and long contact length of 2 µm (length of source/drain) are employed to minimize parasitic and contact resistance. [ 46, 47 ] Utilizing this confi guration, the smallest contact resistance is measured to be 0.33 ± 0.04 Ω·cm at V gs -V t = 3 V, where V t represents the threshold voltage ( Figure S8 ), Due to the higher gate control, all devices show a dramatic improvement in SS (65 mv/dec for L ch = 3 µm and 74 mV/dec for L ch = 400 nm ) which is close to the theoretical limit ( Figure 5 c-d) . Meanwhile, as L ch is reduced to 400 nm, more improvements in electrical properties are acquired, including high saturation current of 526 µA/µm and large g m of 94 µS/µm at V ds = 1 V (Figure 5 e) . To the best of our knowledge, these are the highest values reported for any MoS 2 FETs so far.
Another important parameter, saturation velocity ( V sat ) which is closely related to the maximum drain current achievable, is also discussed here. In general, the saturation velocity is determined by the charge carrier transit time ( τ ) across the channel length. It can be calculated by this equation: [ 48 ] 
Here, g sat is the max transconductance as the device is operated in saturation regime. Based on this equation, the calculated V sat value is about 2.1 × 10 6 cm/s, similar to the carrier saturation velocity reported in previous studies. [ 49 ] This value, together with high on/off ratio (>10 8 ), enable it with the great potency for high-speed thin fi lm transistors with the low power consumption.
Adv. Mater. 2014, 26, 6255-6261 www.advmat.de www.MaterialsViews.com We then further proceed by demonstrating that our few-layer MoS 2 integrated circuits can operate as the most basic logic gate, a logic inverter, which can output a voltage representing the opposite logic level to its input. The quality of a logic inverter is often evaluated through its ability in the voltage gain, which is defi ned as gain = -dV out /dV in where V out is output voltage and V in is input voltage. During the test process, input voltage V in is applied to the local gate of the switch transistor while the supply voltage V DD = 3 V is applied to the drain electrode. In the circuit shown in Figure 5 b, a large voltage gain close of 16 is achieved ( Figure 5 f) , indicating the attractiveness of this device for the integration of logic gate arrays.
In summary, this letter provides the experimental evidence of the effects of optimized interface engineering in MoS 2 transistors. Utilizing the MoS 2 /Y 2 O 3 /HfO 2 stack, the fabricated device exhibits high electron mobility of 63.7 cm 2 /V·s and large on/off current ratio exceeding 10 8 . By further scaling down the HfO 2 dielectric to 9 nm, a near-ideal sub-threshold slope (65 mV/dec) is achieved, indicating the excellent interface quality and scalability. As the channel length is reduced to 400 nm, the device shows the highest saturation current of 526 µA/µm, which is the best value reported for any MoS 2 devices to date. In addition, we also construct and demonstrate the performance of a basic logic device, an inverter, achieving a large voltage gain of 16. Although the saturation current and mobility measured with the MoS 2 /Y 2 O 3 /HfO 2 stack already exceeds most competing semiconductor materials for large-area TFTs by orders of magnitude, the values can be further improved by more appropriate dielec tric choices. The interface engineering allows the integration of top-gated MoS 2 transistors with impressive performance, and thus opens the roadmap for practical applications in MoS 2 TFT integrated circuits.
Experimental Section
ALD Growth of HfO 2 : ALD of HfO 2 on the contacted MoS 2 fl ake is performed at 95 °C using KE-MICRO TALD-200A system. The TDMAH precursor source is heated to 90 °C while the H 2 O source is kept at room temperature. The carrier and purge gas is high purity Ar with a fl ow rate of 33 sccm. The pulse time for TDMAH and H 2 O are 0.04 and 0.022 s, respectively. The post TDMAH pulse purge is with Ar for 120 s and the post H 2 O purge with Ar for 100 s. The results in a growth rate of 1.4 Å/cycle.
Device Fabrication and Measurements : Few-layer MoS 2 fl akes are mechanically exfoliated from bulk MoS 2 crystals and transferred to the pre-cleaned highly doped p-type silicon substrates with a thermally grown 300 nm thick SiO 2 layer. Then the substrates are spin-coated with MMA and PMMA, and the EBL (JEOL 6510 with NPGS) is employed to defi ne the source and drain pattern. The Cr/Au (5 nm/50 nm) electrodes are deposited by metal evaporation and lift-off processes. After HfO 2 deposition, top-gated electrodes (Au/50 nm) are completed by the second lithographic patterning and metallization process. Thickness of 
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